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Abstract—While the requirements for delivering high
throughputs increase exponentially with every genera-
tion of access node hardware, the device cost is of
primary concern. As a result, multiple-input multiple-
output (MIMO) equalization, which has been shown
to facilitate multi-Gbit/s communication over low-cost
parallel electrical interconnects, is emerging as an attrac-
tive high-speed interconnect solution for next-generation
access nodes. Because of the high operating frequencies,
however, the transfer functions of the on- and off-chip
interconnects become highly susceptible to manufactur-
ing tolerances (MTs); hence, the equalization filters must
be adjusted to the specific channel realization to achieve
optimal performance, which involves a high implemen-
tation and computational complexity. Considering that
the MTs are usually limited, we propose a robust low-
complexity transceiver consisting of a fixed MIMO linear
pre-equalizer (which avoids the need for feeding back the
channel state information to the transmitter), with either
a fixed or adjustable MIMO decision-feedback equalizer
(DFE). For a specific chip-to-chip interconnect operating
at 75 Gbit/s per line and a 26 dB signal-to-noise ratio,
we show that the resulting bit error rate does not exceed
10−12 for MTs up to 10.5% (fixed DFE) and 17.7%
(adjustable DFE) of the nominal line width.
I. INTRODUCTION
Advances in access network last-mile technologies
put increasingly higher demands on access nodes. This
is reflected in the growing capabilities and capac-
ities of internal components and, consequently, the
interconnects linking those elements. Currently, most
state-of-the-art transceivers apply single-input single-
output (SISO) decision-feedback equalization (DFE)
or Tomlinson-Hirashima precoding (THP), to deal with
the inter symbol interference (ISI) caused by high-
frequency attenuation [1], [2]. In addition, various
techniques have been proposed to mitigate crosstalk
(XT) from adjacent conductors [3]–[5]. Nonetheless,
it was shown in [6] that employing multiple-input
multiple-output (MIMO) equalization allows to signif-
icantly improve multi-Gbit/s communication over low-
cost parallel electrical interconnects by exploiting the
XT signals rather than suppressing them. Because of
the high operating frequencies of the transceiver, how-
ever, the electrical interconnects become particularly
prone to manufacturing tolerances (MTs), requiring
that the equalization filters be adjusted to the specific
channel realization to achieve optimal performance. To
reduce the implementation complexity associated with
adjustable equalizers, we propose a MIMO equaliza-
tion scheme which generalizes the reduced-complexity
approach for SISO interconnects in [7], where (part of)
the equalization filters depend on the channel statistics
rather than the actual channel. More specifically, by
combining a fixed MIMO linear pre-equalizer at the
transmitter with fixed or adjustable MIMO DFE at
the receiver, complicated feedback of accurate channel
information to the transmitter can be avoided. We show
that the level of channel variability determines whether
the fixed, hybrid (mixed fixed and adjustable), or
fully adjustable equalization scheme is to be preferred
for achieving a target error performance. In addition,
we address the impact of the sampling phase, the
operating rate of the pre-equalizers, and the number
of equalization taps on the error performance.
II. SYSTEM MODEL
We consider the baseband transceiver from Fig. 1. L
real-valued spatially and temporally independent data
streams {a(l)(k)} at symbol rate 1/T per stream, with
1 ≤ l ≤ L, are upsampled by a factor Np, and
applied to a L × L MIMO pre-equalizer, operating
at rate 1/Tp = Np/T ; the resulting equalizer transfer
function is periodic with period 1/Tp. The L outputs
of the pre-equalizer are each applied to a pulse shaping
filter htr(t) at rate 1/Tp and transmitted on L mutually
coupled channels. The continuous-time signal s(q)(t)
at the q-th output of the transmitter is given by
s(q)(t) =
L∑
p=1
∑
n,k
a(p)(k)h(q,p)p (n)htr(t− kT − nTp),
(1)
where h(q,p)p (m) denotes the impulse response between
the p-th input and the q-th output of the pre-equalizer.
The channel matrix Hch(t) captures the impulse re-
sponses h(l,q)ch (t) between the q-th transmitter and the
l-th receiver, with 1 ≤ l, q ≤ L. The L received
signals, affected by channel dispersion and XT, are
each filtered by an analog receiver filter hrec(t) and
Hch(t)P
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Figure 1. MIMO DFE scheme.
synchronously sampled at the symbol rate, at instants
kT + τ ; the sampling delay τ can compensate for the
delays introduced by the transmit filters, the channel,
and the receive filters. The stationary noise at the
receiver is represented by the samples {n(l)(k)}, with
1 ≤ l ≤ L. Finally, the decision variables {u(l)(k)},
with 1 ≤ l ≤ L, are obtained by scaling the received
samples with a common factor α and by subtracting
from the result the outputs of the L × L MIMO
decision-feedback equalizer, which operates on past
symbol decisions. Assuming that the latter decisions
are correct, the decision variables are given by
u(l)(k) = α
L∑
p=1
∑
m
h(l,p)(m) a(p)(k −m)
+ αn(l)(k)−
L∑
p=1
∑
m>0
h
(l,p)
b (m) a
(p)(k −m), (2)
where h(l,p)b (m) denotes the strictly causal impulse
response between the p-th input and the l-th output
of the feedback equalizer, and h(l,p)(m) is defined as
h(l,p)(m) =
L∑
q=1
∑
n
g(l,q) (mNp − n)h(q,p)p (n) (3)
where the sequences {g(l,q)(m)}, with 1 ≤ l, q ≤ L,
are obtained by sampling at instants {mTp + τ} the
convolution of the impulse responses htr(t), h
(l,q)
ch (t),
and hrec(t). Ideally, in the absence of noise, ISI and
XT, we should have u(l)(k) = a(l)(k).
In practice, the equalizers are finite impulse re-
sponse (FIR) filters with a limited number of taps.
For the pre-equalizer, we assume h(q,p)p (m) = 0 for
m /∈ [−Lp,1, Lp,2], yielding Lp = Lp,1 + Lp,2 + 1
taps per filter. At the receiver we assume Lb taps per
feedback filter, such that h(l,p)b (m) = 0 for m /∈ Ψb,
with Ψb = [1, Lb]. In order to enable convenient matrix
notation, we introduce the (LLp) × L block matrix
P, comprising all pre-equalizer coefficients, as:
P =
 P˘(−Lp,1)...
P˘(Lp,2)
 , (4)
where the (q, p)-th entry of the L × L matrix P˘(m)
is given by h(q,p)p (m). The samples {g(l,q)(m)} are
included in the L × (LLp) channel block matrix
G(m), which is defined as
G(m) =
[
G˘m(−Lp,1) . . . G˘m(Lp,2)
]
, (5)
where the (l, q)-th entry of the L × L matrix
G˘m(n) is given by g(l,q) (mNp − n). The sequences
{g(l,q)(m)} are assumed to have limited time duration,
i.e., g(l,q)(m) = 0 for m /∈ [−Lg,1, Lg,2], such that the
matrices G(m) are nonzero only for m ∈ ΨG, with
ΨG = [−LG,1, LG,2], LG,1 = b(Lg,1 + Lp,1)/Npc,
and LG,2 = b(Lg,2 + Lp,2)/Npc. The L × (LLb)
block matrix B = [B(1), ...,B(Lb)] comprises all
feedback filter taps, as the (l, p)-th entry of the L × L
matrix B(m) is equal to h(l,p)b (m), for m ∈ Ψb.
Finally, by introducing the L-dimensional column vec-
tors a(k), n(k), and u(k), the l-th elements of which
are given by a(l)(k), n(l)(k), and u(l)(k), respectively,
the vector of decision variables is given by
u(k) = α
[ ∑
m∈ΨG
G(m)Pa(k −m) + n(k)
]
−
∑
m∈Ψb
B(m)a(k −m). (6)
III. MMSE MIMO DFE
Because of manufacturing tolerances on the elec-
trical interconnect, the matrices G(m) from (5) are
random, rather than deterministic. We assume the
availability of J realizations of {G(m),m ∈ ΨG},
which are denoted {Gj(m),m ∈ ΨG}, with 1 ≤ j ≤
J . Defining the error vector between the actual output
u(k) and the target output a(k) as e(k) = u(k)−a(k),
it follows from (6) that, for the j-th channel realization,
e(k) can be written as
e(k) =
∑
m∈Ψb
(αGj(m)P−B(m)) a(k −m)
+ αn(k) +
∑
m∈Ψ0
(αGj(m)P− δm IL) a(k −m),
(7)
where Ψ0 = ΨG \ Ψb. The equalization matrices
P and B must be selected so as to keep the error
e(k) small. More specifically, the minimum mean
square error (MMSE) equalization filters minimize the
average MSE, which is defined as:
MSEavg ,
E
[
‖e(k)‖2
]
E
[
‖a(k)‖2
] , (8)
where the expectation in the numerator is taken over
the data symbols, the noise, and the channel realiza-
tions. For simplicity of notation, we introduce the con-
ditional MSE, conditioned on the channel realization
Gj(m) and denoted by MSEj . In this way, (8) can be
obtained as
MSEavg = Ej [MSEj ] =
1
J
J∑
j=1
MSEj , (9)
where we use the notation Ej [. ] to denote averaging
over the channel realizations. The conditional MSE
follows from (7) as:
MSEj =
1
L
[ ∑
m∈Ψb
‖αGj(m)P−B(m)‖2
+
∑
m∈Ψ0
‖αGj(m)P− δm IL‖2 + α
2
σ2a
tr (Rn)
]
,
(10)
where σ2a = E[(a
(p)(k))2] is the symbol variance, and
Rn , E
[
n(k)n(k)T
]
is the L × L noise autocor-
relation matrix. As the transmitter has limited power,
the pre-equalization filters need to be selected such
that the average transmitted energy per symbol does
not exceed Es, i.e., the total transmitted energy per
symbol interval is limited to LEs. It can be obtained
from (1) that the latter energy constraint reduces to:
σ2atr
(
PTGtrP
)
= LEs, (11)
where the elements of the (LLp) × (LLp) matrix Gtr
are given by
(Gtr)n1,n2 =
∫ +∞
−∞
htr (t)htr (t+ (n1 − n2)Tp) dt.
(12)
A. Adjustable equalization scheme
When the equalization filters in (10) are adjusted
according to the specific channel realization Gj(m),
the average MSE (9) is minimized by minimizing each
term MSEj separately.
For any given pre-equalization matrix Pj and scal-
ing factor αj , the optimal feedback filters Ba,j(m),
with m ∈ Ψb, that minimize MSEj are readily ob-
tained from (10):
Ba,j(m) = αjGj(m)Pj . (13)
In this way, the conditional MSE (10) reduces to
MSEj =
1
L
[ ∑
m∈Ψ0
‖αjGj(m)Pj − δm IL‖2
+
α2j
σ2a
tr (Rn)
]
. (14)
The optimal MMSE pre-equalizer Pa,j is obtained
along with the optimal scaling factor αa,j by min-
imizing (14) under the energy constraint (11). The
corresponding Lagrangian Λj is given by
Λj = MSEj + λj
σ2atr
(
PTj GtrPj
)− LEs
Lσ2a
, (15)
where λj is the Lagrange multiplier and MSEj is given
by (14). Pa,j is obtained as a function of λj and αj
from minimizing (15) with respect to Pj :
Pa,j =
1
αj
D−1a,jGj(0)
T, (16)
where
Da,j ,
∑
m∈Ψ0
Gj(m)
TGj(m) +
λj
α2j
Gtr. (17)
Finally, the optimal values λa,j and αa,j are obtained
from the energy constraint (11) and the derivative of
the Lagrangian (15) with respect to αj , which yields
λa,j = α
2
j
tr (Rn)
LEs
, (18)
such that Da,j in (17) does not depend on αj and
αa,j =
√
σ2a
LEs
tr
(
Gj(0)D
−1
a,jGtrD
−1
a,jGj(0)
T
)
.
(19)
B. Fixed equalization scheme
As a fully adjustable equalization scheme requires
that all equalization taps must be tunable and accurate
channel state information is required at both the trans-
mitter and the receiver, its implementation complexity
may be prohibitively large. Instead, here we consider
a fixed equalization scheme that is independent of the
actual channel realization. The matrix expressions for
the equalization filters are obtained by minimizing the
average MSE (9) over fixed α, P and B.
For a given pre-equalization matrix P and scaling
factor α, it is readily verified that the average MSE
(9) is minimized by selecting the feedback filters for
m ∈ Ψb as
Bf(m) = αEj [Gj(m)]P. (20)
In the case of fixed equalization filters, the Lagrangian
Λ is given by
Λ = MSEavg + λ
σ2atr
(
PTGtrP
)− LEs
Lσ2a
, (21)
where MSEavg is given by (9). The MMSE pre-
equalization filters are obtained as a function of α
and λ by minimizing (21) with respect to the pre-
equalization matrix P using (20):
Pf =
1
α
P˜f , (22)
where
P˜f = D
−1
f Ej
[
Gj(0)
T
]
, (23)
and
Df ,
∑
m∈ΨG
Ej
[
Gj(m)
TGj(m)
]
−
∑
m∈Ψb
Ej
[
Gj(m)
T
]
Ej [Gj(m)] +
λ
α2
Gtr. (24)
Finally, the optimal values λf and αf can be obtained
from the energy constraint (11) and the derivative of
(21) with respect to α, which yields
λf = α
2 tr (Rn)
LEs
, (25)
and
αf =
√
σ2a
LEs
tr
(
P˜Tf GtrP˜f
)
. (26)
C. Hybrid equalization scheme
As it is expected that a fully fixed scheme is not
resilient to large channel variability, we also investigate
a hybrid approach, where an adjustable DFE at the
receiver is combined with fixed pre-equalization, such
that no channel state information needs to be fed
back to the transmitter. As the feedback filters are
adjustable, they are obtained in the same way as (13)
by minimizing the conditional MSE (10):
Bh,j(m) = αGj(m)P. (27)
The fixed pre-equalization matrix P and scaling factor
α are then obtained by minimizing the Lagrangian
(21), where MSEavg is the average MSE (9) and the
feedback filters are given by (27):
Ph =
1
αh
P˜h, (28)
with
P˜h = D
−1
h Ej
[
Gj(0)
T
]
, (29)
and
Dh ,
∑
m∈Ψ0
Ej
[
Gj(m)
TGj(m)
]
+
λ
α2
Gtr. (30)
The optimal values λh and αh result from the energy
constraint (11) and the derivative of (21) with respect
to α, which yields
λh = α
2
h
tr (Rn)
LEs
, (31)
and
αh =
√
σ2a
LEs
tr
(
P˜ThGtrP˜h
)
. (32)
IV. NUMERICAL RESULTS
We illustrate the MSE and BER performances of
the above equalization strategies considering a chip-to-
chip interconnect consisting of 4 parallel 10-cm long
on-board microstrip lines, suitable for next-generation
architectures of access network nodes. The nominal
values of the geometrical and material parameters are
as follows:
• width of signal conductors: w = 100 µm
• gap between two conductors: s = 80 µm
• thickness of signal conductor: tk = 35 µm
• thickness of dielectric substrate: h = 500 µm
• conductivity of signal conductor: σ = 58 MS/m
• relative permittivity of dielectric substrate: r = 4
• loss tangent of dielectric substrate: tan δ = 0.02
Because of MTs, the produced interconnects are not
identical. We consider the line width w as a Gaus-
sian random variable, with a mean value equal to
the nominal value. If w changes, the gap between
two conductors will change accordingly. The other
parameters are assumed to be constant. In order to
investigate the impact of the level of variability on
the performance of the proposed equalization schemes,
the standard deviation of w takes on different values
(ranging from 1% to 15% of the nominal value). We
define the MT as three times this standard deviation,
so that 99.7% of all signal conductors have a width
within the range (100 µm - MT, 100 µm + MT);
hence, a standard deviation of 3.3 % corresponds to a
10% tolerance often assumed in consumer electronics.
Obviously, the lower the standard deviation of the
manufacturing uncertainty, the higher the production
cost of the interconnects. We have generated 1000
realizations of Hch(f) with |f | < 100 GHz, using
the polynomial chaos-based approach outlined in [8],
[9].
The channel delay of the l-th direct channel is
defined as the position of the peak of the convolution
of the transmit pulse, the channel impulse response
h
(l,l)
ch (t), and the receive filter. With τ0 being the largest
channel delay of all direct channels, the sampling delay
τ is selected as τ = τ0 + ∆τ , where ∆τ is the
sampling phase; when ∆τ = 0, the impulse response
with largest delay is always sampled at its peak. In Fig.
2, the average sampled impulse response E[g(1,1)(m)]
is shown for a rate 1/T = 75 Gbaud and ∆τ = 0.
The transmit and receive filters are assumed to be unit-
energy square-root raised cosine filters having a 3 dB
bandwidth of 1/2T and a roll-off factor β = 0.3.
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Figure 2. Average sampled impulse response E[g(1,1)(m)] after
time synchronization (1/T = 75 Gbaud, Np = 1).
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Figure 3. 1/MSEavg for MIMO equalization with Lp,1 = 15
and Lp,2 = 5 (Np = 1, ∆τ = 0).
Fig. 3 shows the inverse of the average MSE of
the adjustable, fixed, and hybrid equalization schemes
proposed in Section III versus the standard deviation
of the random line width (expressed as a percentage
of the nominal value). The results are averaged over
the set of 1000 channel realizations. We assume a zero
sampling phase ∆τ = 0, a symbol rate of 1/T = 75
Gbaud, and a signal-to-noise ratio of Es/N0 = 26 dB,
with N0/2 being the variance of the i.i.d. Gaussian
noise samples. The pre-equalization filters operate at
the symbol rate (i.e., Np = 1), and have Lp,1 = 15
anti-causal and Lp,2 = 5 causal taps. The feedback
filters have either Lb = 20 or Lb = 100 coefficients;
the former scheme can mitigate ISI from the main
peak of the channel impulse response only, whereas
the latter can also deal with ISI from the dominant
reflection. Despite the significant MSE performance
improvement that is observed from Fig. 3, increasing
the number of feedback equalization taps from 20
to 100 may prohibitively increase the receiver com-
plexity. Therefore, we exploit the observation that the
dominant feedback taps correspond to the locations
of the main pulse and the first reflection whereas the
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Figure 4. Average BER for MIMO equalization with Lp,1 = 15
and Lp,2 = 5 (Np = 1, ∆τ = 0).
remaining taps are very small. It follows from the
figure that keeping from the 100 feedback taps only
the 20 dominant taps with the largest magnitude, and
setting to zero the remaining feedback taps results
in a relatively small performance loss. Furthermore,
the fully adjustable equalization schemes maintain a
nearly constant average MSE irrespective of the level
of variability, and largely outperform the fixed and
hybrid schemes when the variability is very high. The
corresponding average BERs, obtained using the semi-
analytical method from [10], are shown in Fig. 4.
Assuming a 2-PAM constellation, a bit rate of Rb = 75
Gbit/s per channel is achieved. Obviously, a short
feedback equalizer, that can only mitigate ISI from
the main peak of the channel impulse response, is
unable to meet a target BER of 10−12. When also
addressing the ISI from the dominant reflection by
keeping the 20 dominant taps of the 100-tap feedback
equalizers, the target BER is achieved irrespective
of the variability for the fully adjustable scheme,
whereas for the fixed and the hybrid schemes the
standard deviation of the line width must be lower than
about 2.6% and 3.8%, respectively; this corresponds to
manufacturing tolerances of 3x2.6 = 7.8% and 3x3.8
= 11.4%, respectively.
In order to further improve the performance of the
above MIMO equalization scheme with 20 dominant
feedback taps, we consider increasing the operating
rate of the pre-equalizer and optimizing the sampling
phase, where ∆τ is in the range [−Tp/2, Tp/2] and
irrespective of the channel realization. From Fig. 5,
it follows that optimizing the sampling phase (for
Np = 1) results in a relatively small improvement
of the MSE performance of about 0.2 dB, whereas
increasing the operating rate of the pre-equalizer by
a factor 2 (while keeping the number of filter taps
constant) yields an improvement of up to 0.7 dB.
Note that, for Np = 2, we consider the results for
∆τ = 0 only, because optimizing the sampling phase
in the case of a pre-equalizer with increased operating
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Figure 5. Impact of optimizing the sampling phase ∆τ and
increasing the operating rate of the pre-equalizer on 1/MSEavg.
0 5 10 15
10−16
10−14
10−12
10−10
10−8
10−6
10−4
10−2
standard deviation of line width (%)
BE
R a
vg
 
 
fixed
hybrid
adjustable
Np = 1 (∆τ = 0)
Np = 1 (∆τ opt)
Np = 2 (∆τ = 0)
Figure 6. Impact of optimizing the sampling phase ∆τ and
increasing the operating rate of the pre-equalizer on the average
BER.
rate, was shown to have negligible impact on the error
performance. The corresponding BER results from Fig.
6 illustrate that, for a target BER of 10−12, the maxi-
mum allowable standard deviation of the line width
increases from 2.6% to 3.0% for the fixed scheme
with Np = 1 by optimizing the sampling phase and to
about 3.5% by doubling the operating rate of the pre-
equalizer. For the hybrid scheme, however, optimizing
the sampling phase for Np = 1 and doubling the oper-
ating rate increases the maximum allowable standard
deviation from 3.8% to 4.7% and 5.9%, respectively.
Hence, with Np = 2, fixed and hybrid equalization
schemes can deal with manufacturing tolerances up
to 3x3.5 = 10.5% and 3x5.9 = 17.7%, respectively.
Furthermore, irrespective of the variability, the fully
adjustable equalization schemes achieve BERs below
the target BER, which allows to reduce the number
of equalization taps. However, a larger number of
fixed pre-equalizer taps is generally preferred over an
adjustable pre-equalizer with fewer filter taps, because
the latter requires channel information to be fed back
from the receiver.
V. CONCLUSIONS
In order to deal with channel variability in next-
generation multi-Gbit/s access nodes, we proposed a
general MIMO transceiver scheme where (part of) the
equalization filters depend on the channel statistics
rather than the actual channel realization. By consider-
ing fixed linear MIMO pre-equalization combined with
fixed or adjustable MIMO DFE, complicated feedback
of the channel information to the transmitter can be
avoided. Both fixed and hybrid equalization schemes
are shown to be able to deal with relatively large levels
of variability.
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